Abstract-There is a growing interest in Virtual Analog modeling algorithms for musical audio processing designed in the Wave Digital (WD) domain. Such algorithms typically employ a discretization strategy based on the trapezoidal rule with fixed sampling step, though this is not the only option. In fact, alternative discretization strategies (possibly with an adaptive sampling step) can be quite advantageous, particularly when dealing with nonlinear systems characterized by stiff equations. In this paper, we propose a unified approach for modeling capacitors and inductors in the WD domain using generic linear multi-step discretization methods with variable time-step size, and provide generalized adaptation conditions. We also show that the proposed approach for implementing dynamic (energy-storing) elements in the WD domain is particularly suitable to be combined with a recently developed technique for efficiently solving a class of circuits with multiple one-port nonlinearities, called Scattering Iterative Method. Finally, as examples of application, we develop WD models for a Van Der Pol oscillator and a dynamic diode-based ring modulator, which use different discretization methods.
I. INTRODUCTION
W AVE Digital (WD) Filters [1] , [2] have been extensively used in the audio signal processing community both for Virtual Analog modeling [3] - [9] and, combined with Digital Waveguides [10] , [11] , for Sound Synthesis through physical modeling [12] - [15] . WD structures have even been used for designing spatial filters in beamforming applications based on Differential Microphone Arrays [16] . It is only in the past few years, however, that Virtual Analog modeling has truly focused on the WD domain. Numerous articles, in fact, have recently appeared in the literature, proposing WD realizations of circuits containing linear and nonlinear elements such as operational amplifiers [6] , [17] - [19] , nonlinear transformers [20] , diodes The authors are with the Dipartimento di Elettronica, Informazione e Bioingegneria (DEIB), Politecnico di Milano, 20133 Milano, Italy (e-mail: alberto.bernardini@polimi.it; paolo.maffezzoni@polimi.it; augusto.sarti@ polimi.it).
Digital Object Identifier 10.1109/TASLP.2019.2931759 [6] , [21] - [24] , vacuum tubes [25] , [26] and transistors [27] - [31] , which were not initially addressed in the original literature on WD Filters [1] . Dynamic circuits with up to one nonlinear element can be implemented using explicit (i.e. without delay-free loops) WD structures [2] , [32] . This is a considerable advantage of WD modeling over Virtual Analog modeling methods [33] - [36] that work in the Kirchhoff domain (of voltages and currents), as they are typically characterized by sets of implicit equations and involve iterative solvers. This benefit, however, does not apply to circuits with multiple nonlinearities, as not all the delay-free loops can be removed [37] , therefore we cannot avoid implicit equations. Even in these cases, however, working in the WD domain has proven beneficial. For instance, in [7] a method is introduced that allows to group all the nonlinear elements "at the root" of the WD structure, thus enabling the nonlinear part of the circuit to be separated from the linear one; then, the multi-dimensional nonlinear system of equations describing the nonlinear part is solved using the K-method with tabulation [28] , [38] or multi-dimensional Newton-Raphson (NR) solvers [30] . Another iterative technique developed in [39] exploits the contractivity property of a class of WDFs for solving circuits with multiple nonlinearities making the wave signals circulate in the WD structure up to convergence. In [39] dynamic elements are accommodated introducing fictitious delays and employing the multi-dimensional WDF formalism. A different fixed-point method, known as Scattering Iterative Method (SIM), is introduced in [40] , [41] for the analysis of large arrays of nonlinear photovoltaic units and later used for implementing a diode-based audio ring modulator without reactances [8] . The convergence analysis of SIM offered in [8] , [40] , also discusses how to properly vary the free parameters (port resistances) of the WD structure in order to speed up convergence. SIM is able to solve circuits with an arbitrary number N nl of 2-terminal nonlinear elements using N nl independent one-dimensional NR solvers instead of one N nl -dimensional NR solver. This implies several desirable features that greatly differentiate SIM from techniques based on multi-dimensional iterative solvers [30] , [33] : greater robustness; guaranteed convergence when working with monotonically increasing i − v nonlinearities such as diodes [8] ); greater efficiency; and the possibility of solving the nonlinearities in a parallel fashion [40] . For all these reasons, SIM turns out to be particularly promising for Virtual Analog 2329-9290 © 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
applications and it is worth extending its applicability to a wider class of nonlinear circuits. As SIM has been applied solely to circuits with no reactances, in order for it to be palatable for Virtual Analog modeling, it becomes important to extend its applicability to dynamic nonlinear circuits. Most WD implementations of dynamic circuits presented in the literature use the trapezoidal discretization method with fixed sampling step for approximating the continuous-time derivative that appears in the constitutive equations of dynamic elements [1] . A good property of the trapezoidal method is that it is A-stable [42] . In addition, while digital implementations of dynamic linear circuits based on the trapezoidal rule generally result in implicit equations in the Kirchhoff domain [43] , their WD description can be made explicit, after applying appropriate rules of adaptation [1] .
Despite the excellent properties of the trapezoidal rule with fixed sampling step, alternate discretization techniques are often preferable. For example, the use of an adaptive sampling step, which is quite common in simulation software such as SPICE [43] , [44] , could significantly alleviate inaccuracies, particularly in the proximity of sudden signal amplitude variations, and especially when dealing with stiff systems (e.g. nonlinear relaxation oscillators); or could speed up simulations in presence of smooth signal variations. As a matter of fact, discretization methods other than the trapezoidal rule turn out to be preferable in many situations [45] . For example, the Backward Euler method can be fruitfully combined with the trapezoidal rule for implementing circuits with switches or for computing the first samples of simulations with uncertain initial conditions. Also, the use of higher-order discretization methods, such those based on the Backward Differentiation Formulas (BDF) (also known as Gear formulas) [46] , are often opted for to achieve higher accuracy.
Although the idea of exploring different discretization methods in the WD domain is not new, there are surprisingly very few publications that address this topic. Some extensions of the traditional WD approach, which explore certain linear multi-step discretization methods with fixed sampling step are proposed in [47] , [48] , [49, pp. 33-47] , and the use of passive Runge-Kutta methods in the WD domain is discussed in [50] - [53] . However, only a handful of publications [54] , [55] address the problem of managing discretization methods with variable step-size in WD structures.
In this article, we propose an alternative approach to those presented in [54] and [55] for modeling dynamic nonlinear circuits in the WD domain using arbitrary Linear Multi-Step Discretization Methods (LMSDMs) with adaptive step-size as defined in [43] . The approach is based on digital representations of dynamic elements (e.g., capacitors and inductors) through companion models, i.e., Thévenin or Norton equivalent models, which vary according to the used discretization method [43] , [56] . Such representations facilitate the derivation of optimal adaptation conditions for capacitors and inductors at each sampling time. Moreover, Thévenin or Norton equivalents allow us to treat dynamic elements as time-varying resistive voltage or current sources, respectively. This fact makes the proposed modeling approach particularly suitable to be used in conjunction with SIM [8] for solving dynamic circuits with multiple one-port nonlinearities, without the need of designing fictitious delays and resorting to the multi-dimensional WDF formalism as done in [39] .
The article is organized as follows. Section II provides a background on the modeling of connection networks and memoryless one-ports in WD structures. Section III presents general WD models of capacitors and inductors based on LMSDMs with variable step-size, along with their properties. In Section IV the general WD models in Section III are applied to specific LMSDMs. Section V discusses the WD implementation of a class of nonlinear circuits employing the WD models presented in Section III. In particular, an extension of the applicability of SIM to dynamic circuits with multiple one-port nonlinearities is presented. In Section VI, WD implementations of a linear filter, a nonlinear Van Der Pol oscillator and a nonlinear ring modulator employing different LMSDMs are presented. Section VII concludes this article.
II. BACKGROUND ON WAVE DIGITAL STRUCTURES
In the WD domain, the topology and the elements of the reference circuit are typically modeled separately, using input/output blocks characterized by scattering relations. The derived blocks are then connected together through port connections and the WD structure is derived. In this Section, we briefly review how to compute the scattering matrices representing arbitrary reciprocal connection networks, i.e., topological interconnections possibly incorporating ideal transformers, in the WD domain [8] , [40] , [57] , [58] . The reader who might be interested in the WD modeling of connection networks embedding both reciprocal and non-reciprocal linear elements, e.g., controlled sources, nullors or gyrators, is referred to [59] . In the following, we also briefly discuss the WD modeling of memoryless linear and nonlinear one-ports [1] , [2] .
A. Modeling Connection Networks
A N -port reciprocal connection network is characterized by the following pair of equations
where the superscript T indicates matrix/vector transposition,
T is the column vector of all port voltages,
T is the column vector of all port currents, v t is a column vector of size q, 1 ≤ q < N, collecting independent port voltages, j l is a column vector of size p, p = N − q, collecting independent port currents. Matrices Q and B are generalizations of the fundamental cut-set matrix and fundamental loop matrix, respectively, as explained in [8] , [57] , [58] , and they satisfy the orthogonality property BQ T = 0, where 0 is a zero matrix of proper size. According to (1) , each port voltage in v is expressed as a linear combination of the q independent port voltages collected in v t , while each port current in j is expressed as a linear combination of the p independent port currents collected in j l [58] .
The implementation of the connection network in the WD domain is a scattering junction characterized by a scattering matrix, which in turn can be expressed as a function of Q or B.
In order to define this scattering matrix, let us first consider the following port-wise definition of wave variables introduced by Fettweis [1] 
where
T is the vector of incident waves (entering the WD junction),
T is the vector of reflected waves (exiting the WD junction), while the non-zero entries of the diagonal matrix Z = diag[Z 1 , . . . , Z N ] are free parameters called port resistances.
Wave variables defined in (2) are usually referred to as voltage waves, since their unit of measure is volt. Despite the definition in (2) is the most widespread, alternative definitions of waves, characterized by different units of measure [49] , [58] - [60] and more than one free parameter per port [37] , [58] have been discussed in the literature.
Incident and reflected waves are linked by the scattering relation
where S is a N × N scattering matrix. As shown in [8] , [40] , [57] , [58] , S can be computed using one of the following two expressions
where I is the N × N identity matrix. Looking at equations (4) and (5), we notice that one of the two equations might be computationally less expensive to use, depending on whether the number of independent port voltages q is larger or smaller than the number of independent port currents p. In fact, as the sizes of the matrices Q and B are q × N and p × N , respectively, eq. (4) involves the inversion of a q × q matrix, while eq. (5) involves the inversion of a p × p matrix.
B. Modeling One-Port Memoryless Circuit Elements
The mapping between the WD variables of a one-port memoryless circuit element is derived by considering its constitutive equation in the Kirchhoff domain, which describes the relation between its port voltage v and its port current i, and then by applying the transformation
where a is the incident voltage wave (input), b is the reflected voltage wave (output), and Z is the port resistance [1] . The following two useful hybrid relations can be easily derived from (6) 
where V g is the generator and R g is its series resistance. The corresponding wave mapping, derived according to (6) , is [1] 
If the free parameter Z is set to R g , the resistive voltage source is said to be adapted, as the instantaneous dependency between a and b is eliminated, and the wave mapping becomes simply b = V g . Notice that, setting V g = 0, (9) reduces to the wave mapping of an adapted resistor with resistance R g .
2)
Diodes: Let us consider the extended Shockley diode model presented in [8] and characterized by the nonlinear implicit equation
(10) where I s is the saturation current, η is the ideality factor, V t is the thermal voltage, while R s and R p are the series resistance and the shunt resistance of the p-n junction, respectively. As (10) is a transcendental equation, the derivation of a wave mapping is not straightforward. A closed-form scattering relation involving the Lambert function can be found using the approach described in [29] . Another possible efficient approach, which uses a onedimensional Newton-Raphson (NR) solver, is explained in [8] and reported hereafter. If we substitute (7) in (10) we obtain
and its derivative h (v) with respect to v,
Given a, the nonlinear equation h (v) = 0 is iteratively solved for v by applying the NR update equation
where the superscript between brackets is the iteration index and ι ≥ 1. Once the convergence condition |v NR being a small tolerance (e.g. NR = 10 −10 ), the solver stops and the port voltage is set to v = v (ι) , so that the reflected wave b can be computed using (8) . As the diode is nonlinear, unlike the resistive voltage source, it cannot be adapted, i.e. the instantaneous dependency between a and b cannot be eliminated [2] .
III. GENERAL WD MODELS OF DYNAMIC ELEMENTS BASED ON LMSDMS
In this Section we show how to derive WD models of dynamic elements based on general LMSDMs with variable step-size [43] . The derivation is based on companion models [43] , [56] , also known as associated discrete circuit models [61] , for dynamic elements, which are Thévenin or Norton equivalents 
where the index k ≥ 1 in square brackets refers to the kth
is the generator and R e [k] is the series resistance. The Norton equivalent model, instead, is a current source with parallel resistor characterized by
is the Norton conductance. Thévenin and Norton equivalent models that refer to the same element are related by
Graphical representations of Thévenin and Norton equivalent models are shown in Fig. 1 (a) and in Fig. 1(b) , respectively. In the discrete-time domain, the transformation of WD port variables to Kirchhoff port variables, already defined in (6), can be rewritten as
a[k] and b[k] are the discrete-time wave variables and Z[k]
is the port resistance depending on k. The inverse transformation of (15) is given by
Similarly to what done in Subsection II-B, substituting (15) in (12) we get the wave mapping of the Thévenin equivalent
In case of adaptation we can write
Similarly, by substituting (15) in (12) we obtain the wave mapping of the Norton equivalent
In case of adaptation, eq. (19) simplifies to
In the rest of this Section, we show how general WD models of capacitors and inductors based on a LMSDM can be derived by simply expressing the Thévenin equivalent parameters V e [k] and R e [k], or the Norton equivalent parameters I e [k] and G e [k], as functions of the past values of port signals, the coefficients of the discretization method, the variable step-size and the capacitance/inductance. It follows that WD realizations of capacitors and inductors based on a LMSDM can be obtained simply by implementing in the WD domain time-varying resistive voltage or current sources as those shown in Fig. 1 ; i.e., applying the scattering relations (17) or (19), respectively. In case of adaptation, the simplified scattering relations (18) or (20) can be directly used.
A. Capacitors
The constitutive equation of a capacitor of capacitance C in the continuous-time domain is
where v(t) and i(t) are the continuous-time port signals, and t is the time variable in seconds. After applying a general LMSDM of order M with variable step-size [43] , [61] , the discrete-time version of (21) becomes
is the variable step-size, which is defined as
where t k is the current sampling time and t k−1 is the previous one. Notice that, as h[k] is assumed to be variable, we could have
Finding the Thévenin equivalent (12) of the discrete-time capacitor model (22) yields
The wave mapping of a WD capacitor can now be obtained by just substituting (24) and (25) in (17), or directly in (18) , if the scattering relation of an adapted WD capacitor is needed. Similarly, by equating (22) and (13) the following closed-form expressions of the Norton equivalent parameters are derived
In this case, the wave mapping of a WD capacitor is obtained by just substituting (26) and (27) in (19) , or directly in (20) , if the scattering relation of an adapted WD capacitor is needed.
B. Inductors
The constitutive equation of an inductor with inductance L in the continuous-time domain is
After applying a general LMSDM of order M with variable step-size [43] , [61] , the discrete-time version of (28) becomes
are the same real coefficients appearing in eq. (22) 
and the variable step-size h[k] is defined as in eq. (23).
Equating (29) and (13) the following closed-form expressions of the Thévenin equivalent parameters are obtained
The wave mapping of a WD inductor is obtained substituting (30) and (31) in (17), or directly in (18) , if the scattering relation of an adapted WD inductor is needed. Similarly, by equating (29) and (13) the following closed-form expressions of the Norton equivalent parameters are obtained
The wave mapping of a WD inductor is obtained by substituting (32) and (33) in (19) , or directly in (20) , if the scattering relation of an adapted WD inductor is needed.
C. On the Possibility of Performing Adaptation
General adaptation conditions for WD models of reactances based on LMSDMs are provided in (18) and (20) . The applicability of such adaptation conditions, however, depends on the LMSDM that we are dealing with. The following two rules state when and how adaptation conditions can be set. (26) and eq. (27)), while they admit a representation based on a Thévenin equivalent with zero series resistance, i.e., an ideal voltage source (see eq. (24) and eq. (25)); dually, inductors admit only a representation based on a Norton equivalent with zero parallel admittance, i.e., an ideal current source (see eq. (32) and eq. (33)). Therefore, when η 0 [k] = 0, adaptation cannot be performed in either cases (capacitor or inductors).
It is worth noticing that the aforementioned rules are in line with the considerations drawn in the doctoral dissertation by Werner [49, pp. 33-47] , where it is shown that capacitors and inductors can be adapted only if implicit discretization methods are used; while, when explicit discretization methods, like Forward Euler, are chosen, adaptation cannot be performed.
IV. WD MODELS OF DYNAMIC ELEMENTS BASED ON SPECIFIC LMSDMS

A. LMSDMs With Fixed
Step-Size Table I presents a characterization of discrete models of capacitors and inductors based on some LMSDMs with fixed step-size, used for implementing dynamic circuit networks [43] , showing their weighting coefficients. For each indicated LMSDM, all the weighting coefficients η m [k] and μ m [k] not shown in Table I are assumed to be equal to 0. As the time-step size in Table I is assumed to be fixed, the coefficient values are fixed as well. The last column of Table I indicates whether WD models of capacitors and inductors based on a specific LMSDM can be adapted, eliminating the instantaneous dependency between the incident wave and the reflected wave. Quite naturally, the most interesting LMSDMs in our context are those that lead to WD models where adaptation can be performed. In the following, we focus on some WD models of the sort, considering the more general scenario in which the step-size is assumed to be variable.
B. Trapezoidal Method
The non-zero coefficients η 0 [k], η 1 [k] and μ 1 [k] of the trapezoidal method in the variable step-size scenario are the same as reported in Table I and used in the fixed step-size case [43] . It follows that the adaptation condition for a WD capacitor is
Hence, substituting (25) in (18) and then expressing Kirchhoff variables in terms of wave variables according to (15) , the scattering relation becomes The adaptation condition for a WD inductor, instead, is
Hence, substituting (31) in (18) and then expressing Kirchhoff variables in terms of wave variables according to (15) , the scattering relation becomes
When
, scattering relations (35) and (37) reduce to the ones employed in traditional WD filters [1] .
C. Backward Euler Method
The non-zero coefficients η 0 [k] and μ 1 [k] of the Backward Euler (BE) method in the variable step-size scenario are the same reported in Table I and used in the fixed step-size case [43] . It follows that the adaptation condition for a WD capacitor is
and, according to (18) and (25), the scattering relation becomes
The adaptation condition for a WD inductor, instead, is
and, according to (18) and (31), the scattering relation becomes
D. Higher-Order Backward Differentiation Formulas
BDF methods of order M > 1, in the variable step-size scenario, are characterized by non-fixed coefficients depending on the actual step-sizes, hence the coefficients provided in Table I are not appropriate in this case [43] . In this Subsection, we provide general WD models of adapted capacitors and inductors based on BDF methods. Then, we derive closed-form expressions for computing the coefficients needed in BDF 2, BDF 3 and BDF 4, when the step-size is assumed to be variable.
Applying a BDF of order M and setting the adaptation condition
Similarly, setting the adaptation condition
, the scattering relation of a WD inductor, becomes
(43) The coefficients of a BDF of order M are computed as
where, in accordance with the procedure presented in [43] , the parameters u m [k], with 0 ≤ m ≤ M , are given by
. . .
and the further parameters τ j [k] are defined as
Here follow closed-form expressions of the coefficients in the cases M = 2, M = 3 and M = 4. It is worth saying that such closed-form expressions for BDF 3 and BDF 4 are not available in [43] .
1) Coefficients for BDF 2:
.
2) Coefficients for BDF 3:
,
3) Coefficients for BDF 4:
E. Automatic Step-Size Variation
Different strategies can be used for automatically adapting the time-step size during the digital emulation of an audio circuit. The design of algorithms for the automatic change of the step-size strongly depends on the accuracy and efficiency requirements of the reference application. As a detailed discussion on the optimization criteria for step-size variation is beyond the scope of this article, here we simply mention that, algorithms that eventually change the step-size h[k + 1] at each sampling step k + 1 with respect to h [k] , are usually based on the estimation of the Local Truncation Error (LTE) at each port connected to a dynamic element [44] . For instance, the LTE e n [k] associated to the BE discretization formula for a capacitor with capacitance C at port n is
is the second order time derivative of the voltage across the capacitor evaluated at the time instant corresponding to the kth sample [44] , and it can be approximated aŝ
However, more advanced prediction algorithms could be employed for estimating the LTEs, which depend on the used LMSDM; see, e.g., [61] and [44] for a discussion on these aspects. Depending on the magnitude of the estimated LTEs, one might decide to: increase the step-size, i.e., set h[k 
V. WD IMPLEMENTATION OF NONLINEAR DYNAMIC CIRCUITS
In this Section, we discuss strategies for implementing nonlinear dynamic circuits in the WD domain. We focus our attention to circuits with one-port nonlinearities. We first revise a common efficient strategy for implementing WD structures with one nonlinear one-port, known since the publication of [2] , in which all global delay-free loops are eliminated. We then show how, in the light of the results presented in the previous two Sections, the applicability of SIM [8] , [40] can be extended to dynamic circuits with multiple nonlinear one-ports.
A. One Nonlinearity Case
Let us consider a WD multi-port junction describing the connection network of a circuit with one nonlinear element and a number of memoryless or dynamic linear elements. We also consider the scattering matrix characterizing the connection network, defined as in Section II. The free parameter (port resistance) of the junction port facing the nonlinear element is set in such a way that the corresponding diagonal entry of the scattering matrix becomes zero. This ensures that the junction port is reflection free, which means the instantaneous dependence between the incident wave and the reflected wave at that port is eliminated [2] . We assume that all the linear elements are adapted, according to the constraints provided in the previous Sections. Then, the WD elements are virtually connected to the WD junction by first forcing the reflected waves from the junction to be equal to the incident waves to the elements and vice-versa and then setting the port resistances of the junction to be equal to the port resistances of the WD elements, in a port-wise fashion [1] . Under these assumptions all the global delay-free loops due to the interconnections of circuit elements are eliminated, as already explained in [2] and, more recently, in [37] . It follows that, if look-up tables [3] or, more conveniently, canonical piece-wise linear representations of functions [24] are used for computing the nonlinear wave mapping, the reference circuit is implemented in a fully explicit fashion. Alternatively, one-dimensional NR solvers can be used for solving the potentially implicit constitutive equation of the nonlinear element in the WD domain, without necessarily loosing robustness and efficiency, as explained in Subsection II-B.
As an example, Fig. 2(b) shows a WD structure corresponding to the oscillator with one nonlinear element in Fig. 2(a) . We notice that port 1 of the WD junction (a 4-port parallel adaptor) is adapted, along with all the linear elements of the WD structure.
B. Multiple Nonlinearities Case: Scattering Iterative Method
As discussed in [37] and references therein, the presence of more than one nonlinear element in a WD structure results in unavoidable delay-free loops, i.e., a set of implicit equations involving port variables of different nonlinear elements that make the digital structure not computable without resorting to iterative solvers. In [8] , [40] a relaxation method, called SIM, which efficiently solves circuits with multiple one-port nonlinearities in the WD domain is presented. However, the circuits considered in [8] , [40] do not contain dynamic elements. Here we show how the approach for modeling inductors and capacitors presented in Section III and Section IV allows to easily handle dynamic nonlinear circuits using SIM.
Let us assume, without loss of generality, that the number of nonlinear elements is N nl < N and that they are connected to the first N nl ports of the WD junction. Let us collect waves incident to and reflected from the elements in the two vectors
T , respectively, where the argument k in square brackets indicates signals at kth sampling step. The connection of the elements to the junction implies that the vector of port voltages v of the elements is the same defined in Subsection II-A, while the vector of port currents of the elements
. SIM is applied at each sampling step k and it requires to perform the following four stages.
1) Initialization:
Each free parameter Z n [k], with 1 ≤ n ≤ N , is set as close as possible to the slope of the tangent line passing through the actual operating point on the i − v curve of the nth one-port, i.e., the series resistance of its Thévenin equivalent.
According to the considerations in Section III, both memoryless and dynamic linear elements can be described by Thévenin (or Norton) equivalents whose parameters are independent of the coordinates of the actual operating point. It follows that in those cases free parameters can be set in an optimal fashion, i.e.
is the Thévenin resistance of the linear element connected to the nth port of the junction, with N nl < n ≤ N .
Dealing with nonlinear elements, instead, the exact Thévenin equivalent parameters are not easy to derive in this stage, because they depend on the coordinates of the actual operating point. In fact, assuming each nonlinearity is characterized by a nonlinear equation f n (v n , i n ) = 0, mathematically, the Thévenin series resistance would be given by
However, the coordinates of the actual operating point, v n [k] and i n [k], are unknown. Therefore, the best we can do is to perform a prediction of the desired slope R en [k], based on its values at previous sampling steps. In the light of this, an effective initialization is performed setting
where Z[k] is the diagonal matrix of free parameters (port resistances). Vectors of port voltages and incident waves are set to initial guesses
T , given by
where 
The way of computing v (γ) n [k] depends on the actual considered nonlinear element. For instance, if a diode characterized by the extended Shockley diode model is considered, the onedimensional NR solver described in Subsection II-B can be used with initial guess v
T , the vector of incident waves to the elements at iteration γ,
T , is given by
where S[k] indicates the scattering matrix computed according to equations provided in Subsection II-A and using the diagonal matrix of free parameters Z[k].
4) Convergence Check:
If the following convergence condition is met
where SIM is a small tolerance, e.g. SIM = 10 −6 , the output port variables of SIM at sampling step k are set as: (51) is not satisfied the iteration index γ is incremented by one such that the local scattering stage and the global scattering stage are performed again. The local scattering stage, the global scattering stage and the convergence check are repeated up to convergence. Discussion on Convergence: According to the theorem presented in [40] and restated in [8] , convergence of SIM applied to a memory-less circuit with nonlinear one-ports, such as diodes with a constitutive equation like (10), is guaranteed when the connection network is reciprocal, the i − v characteristic of each element is monotonically increasing and robust one-dimensional solvers are used in the local scattering stage to compute reflected waves from the WD one-port nonlinear elements. In this paper we consider more general consequences of the theorem in [40] on the analysis of nonlinear circuits with reactances. It turns out that if a discrete-time model based on LMSDM of a capacitor or an inductor can be represented as a Thévenin equivalent with positive series resistance, i.e., η 0 [k] > 0, the corresponding i − v characteristic at each time step k is monotonically increasing. Therefore, SIM converges when applied to circuits characterized by a reciprocal connection network, nonlinear memoryless one-ports with monotonically increasing i − v characteristics and linear reactive elements discretized using LMSDMs with η 0 [k] > 0. It is worth noticing that, in practice, convergence can be achieved even when SIM is applied to nonlinear circuits for which convergence is not ensured by a theoretical analysis. As a matter of fact, convergence of other mainstream iterative solvers applied to nonlinear circuits, like multivariate NR methods, is not theoretically guaranteed in general.
VI. EXAMPLES OF APPLICATION
A. A Linear Filter
As a first example of application of the proposed approach for modeling dynamic elements, let us consider the simple firstorder filter in Fig. 3(a) and its WD realization [1] in Fig. 3(b) . The analysis of a linear filter like the one in Fig. 3 allows us to compare the behavior of WD models of the capacitor based on different LMSDMs with an "exact" ground truth.
In fact, we can express the time evolution of the voltage V out across the resistor R out in closed-form. Assuming that the voltage across the capacitor at t = 0 is zero, we have that
where V in is a constant and R tot = R in + R out . We set V in = 5 V, R in = 12 Ω, R out = 3 Ω and C = 100 μF. In a first experiment, the capacitor is implemented using three alternative discretization techniques: the traditional trapezoidal method, i.e., scattering relation (35) and adaptation condition (34), the BE method, i.e., scattering relation (39) and adaptation condition (38) , and a combination of BE and trapezoidal in Fig. 4 . WD implementations of the linear filter; comparison between three discretization methods with fixed step-size. The three lines represent the errors of the signals V out w.r.t. the ground truth, referred to the implementations in which the trapezoidal method, the BE method and a combination of the two (i.e., BE for the first sample and then trapezoidal) are used.
which BE is used to compute the first sample, while trapezoidal is used for the following samples. A fixed step-size h[k] = 1/F s sec with F s = 8 kHz is employed. The errors with respect to the ground truth computed using (52) are shown in Fig. 4 ; the red line with asterisks refers to trapezoidal, the blue line with crosses refers to BE, while the green line with circles refers to the above combination. Despite trapezoidal is in general more accurate than BE, the error of the former at first samples is higher because the first sample is computed relying on a bad approximation of the derivative of the voltage across the capacitor at sampling time t k−1 . As shown in Fig. 4 , a good strategy to cope with this problem is to use the BE method for computing the first sample and then switch to the trapezoidal method. In order to properly perform the switching between BE and trapezoidal maintaining adaptation, scattering relation (35) and adaptation condition (34) are used at the first sampling step, while scattering relation (39) and adaptation condition (38) are used for the following steps.
In a second experiment, we implement a new version of the above combination of BE and trapezoidal methods based on a variable step-size. We perform an ad hoc optimization of the step-sizes in order to match the mean squared error (MSE) of the fixed sampling step implementation considered in the previous experiment, i.e., 1.6 × 10 −7 . We obtain an implementation with variable step-size employing 54 samples versus the 311 samples used in the fixed step-size case to simulate the same transient from t = 0 seconds to t = 0.039 seconds. This result demonstrates that the simulation of the transient can be performed almost six times faster using a variable step-size, while preserving the MSE of the fixed step-size case. Fig. 5 shows the evolution in time of the error; the kth green circle indicates the error referred to the kth sample in the fixed step-size case, while the kth black asterisk indicates the error referred to the kth sample in the variable step-size case. Notice that in the variable step-size case asterisks are dense at the beginning of the transient and increasingly sparse as time t increases, since the signal V out varies less and less.
Finally, we performed Kirchhoff domain discrete-time simulations [43] of the simple circuit in Fig. 3(a) , based on the same LMSDMs discussed in this Subsection, and we verified that the results are identical (up to numerical precision) to those obtained with the presented WD implementations. 
B. Van Der Pol Oscillator
In this Subsection, we show how a variable step-size can be useful to improve the WD realization of a relaxation oscillator, like the Van Der Pol oscillator [62] in Fig. 2(a) , preventing possible artifacts.
The circuit parameters are R = 1/G = 260 Ω, L = 5.1 mH and C = 1.442 μF. The nonlinear conductor G nl is characterized by
where α and β are two scalar coefficients. We set α = 0.2648 and β = 0.000976. The WD structure corresponding to the nonlinear circuit in Fig. 2(a) is represented in Fig. 2(b) . First, a WD implementation of the oscillator employing the trapezoidal method with fixed step-size is validated, verifying that it matches with a corresponding Kirchhoff implementation based on nodal analysis and a NR solver. These two implementations are performed with an extremely high sampling frequency, i.e., F GT = 1024 kHz, in order to obtain a reliable ground truth. Then, other WD implementations with fixed sampling rate F s = 96 kHz and variable step-size are developed. The variable step-size is adapted according to the considerations about the estimated LTE discussed in Subsection IV-E. As a constraint in the process of adaptation of the step-size we impose that the average number of samples per period of the periodic output signal V out matches the fixed step-size case, i.e., about 225 samples per period. Fig. 6(a) shows three versions of the V out signal; the green line with circles refers to the ground truth, the blue line with circles refers to the WD implementation based on fixed sampling rate, F s = 96 kHz, while the red line with asterisks refers to the WD implementation based on variable step-size. A portion of Fig. 6(a) is zoomed in Fig. 6(b) , which clearly shows an artifact due to the abrupt change of signal amplitude and a consequent high LTE, characterizing the fixed step-size curve. Such an artifact, instead, is highly attenuated when the adaptive step-size is used, because samples with high estimated LTE are discarded and recomputed after reducing the step-size. We deduce that it is possible to obtain a WD implementation of the oscillator with variable step-size which employs the same average number of samples per period of the fixed step-size implementation (F s = 96 kHz), but does not suffer from the same artifacts due to discretization errors.
C. Dynamic Diode-Based Ring Modulator
The dynamic digital model of the audio ring modulator circuit presented in [63] , [64] is reported in Fig. 7 . A WD implementation based on SIM of a similar circuit without inductors and capacitors is described in [8] . In this Subsection, we show that SIM can also be applied to the circuit in Fig. 7 containing dynamic elements and multiple nonlinear diodes, according to the considerations discussed in Subsection V-B. As in [8] , the four diodes are assumed to be characterized by the nonlinear constitutive equation (10) . We set the parameters of the diode model as I s = 10 
In the following, we will assume that the input voltage signal and the carrier voltage signal are two sinusoids V in (t) = sin(2πf in t) and V c (t) = sin(2πf c t) with fundamental frequencies f in = 150 Hz and f c = 50 Hz, respectively, although other sinusoids with different parameters have been successfully tested. The output signal V out is the voltage across the resistor R out . The WD structure corresponding to the circuit in Fig. 7 is shown in Fig. 8 . The 13-port WD junction in Fig. 8 is characterized by a scattering matrix S which can be computed using equation (4) In a first implementation, WD models of capacitors and inductors employ the traditional trapezoidal discretization method with fixed step-size and the sampling frequency is F s = 41 kHz. Fig. 9 shows the high matching between the output signal V out obtained by the WD implementation based on SIM and the same signal obtained by a LTspice software implementation. In order to test whether a LMSDM of higher order could provide better results in terms of accuracy, we performed a comparison between the already tested WD implementation employing the trapezoidal method and another WD implementation employing BDF 3, i.e., scattering relations (42) and (43) with M = 3. In both implementations a fixed step-size is used and the sampling frequency is F s = 41 kHz. A ground truth is obtained linearly interpolating the output samples of a WD implementation employing the trapezoidal method and sampling frequency F GT = 512 kHz. Two errors are computed subtracting the ground truth to the output signals V out of the compared WD implementations. These two errors are plotted in Fig. 10 ; the red line with asterisks indicates the error obtained with the trapezoidal method, while the blue line with circles indicates the error obtained with BDF 3. Fig. 10 shows that the error is generally smaller in amplitude when BDF 3 is used. In particular, the MSE referred to the 0.05 seconds of simulation in the trapezoidal case is 1.34 × 10 −10 , while in the BDF 3 case it is 7.28 × 10 −11 . A WD implementation of the dynamic ring modulator circuit using BDF 3 with variable step-size is tested in the last experiment. An initial step-size h s = 1/(2F s ) with F s = 41 kHz is set. The step-size is then gradually increased up to five times with respect to the initial value as shown in Fig. 11(a) . The obtained V out signal is represented by the black line with circles shown in Fig. 11(b) along with the ground truth (green line) also used in the previous experiment. The corresponding error, computed subtracting the ground truth to the output signal V out of the WD implementation based on BDF 3 with variable step-size, is shown in Fig. 11(c) . Let us now make a comparison between the V out signal in the variable step-size case and the same signal in the fixed step-size case presented in the previous experiment. As far as the MSE with respect to the ground truth in the first 0.05 seconds of the simulation is concerned, we get 5.48 × 10 −11 in the variable step-size case versus the already computed MSE in the fixed step-size case, i.e, 7.28 × 10 −11 . Therefore, we get a comparable MSE in the two cases, while reducing the number of samples in the variable step-size case. In fact, the number of samples employed for the first 0.05 seconds of the simulation is 1286 samples in the variable step-size case, versus 2048 in the fixed step-size case.
VII. DISCUSSION, CONCLUSION, AND FUTURE WORK
In this article, we presented general WD models of capacitors and inductors based on LMSDMs with variable step-size along with their general adaptation conditions. We showed that the use of LMSDMs alternative to the trapezoidal method with fixed step-size could be advantageous in various situations. The results that we presented pave the way towards the modeling of nonlinear WD structures characterized by adaptive discretization methods that change automatically according to the properties of the processed signals. In this regard, it is important to mention the fact that, when dealing with discretization methods based on variable step-size, some operations on the input and output signals of the WD structure are required for making the implementation compatible with traditional digital audio processing tools based on fixed sampling step. In fact, an interpolation of the samples of the input signals should be performed, so that an eventually non-uniform resampling operation can be executed. Similarly, the non-uniformly spaced samples of the output signals should be interpolated, so that a resampling operation at a fixed rate can be performed.
Moreover, in this article, we showed how the WD fixedpoint method SIM, that we recently developed for efficiently implementing circuits with multiple one-port nonlinearities, can be extended to accommodate dynamic nonlinear circuits using the proposed general WD models of dynamic elements. SIM, therefore, proves promising for Virtual Analog modeling of increasingly complex circuits. Future research will be devoted to the application of SIM to dynamic active circuits with multiple multi-port nonlinearities. Recent developments in the convergence analysis of nonlinear delay-free loop filter networks [64] , [65] , in fact, could help us find new theoretical tools for studying the convergence of SIM applied to a broader class of circuits than the one considered in [8] , [40] and in this article.
More generally, we showed how capacitors and inductors can be implemented like time-varying resistive voltage (or current) sources in the WD domain. It follows that the proposed WD models of dynamic elements can be readily used in conjunction with existing methods alternative to SIM for the WD implementation of circuits with multiple nonlinearities [28] , [30] , [39] .
The proposed approach for the WD modeling of dynamic elements could also be applied for generalizing the WD models of time-varying reactances discussed in [66] to a larger class of discretization methods.
Despite voltage waves considered in this article are the most widespread in the literature on WDFs, WD structures based on alternative types of waves, such as those characterized by different units of measure [49] , [58] - [60] or two free parameters per port instead of one [37] , [58] , have recently proved to possess peculiar interesting properties. WD models of dynamic elements based on LMSDMs and generalized definitions of waves, including the most used as particular cases, can be straightforwardly derived combining the modeling approach used in recent publications [49] , [58] , [59] , [66] to the results presented in this manuscript.
Finally, a systematic study on the accuracy and stability properties of specific LMSDMs with variable step-size in WD structures is postponed to future research.
